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Abstract—In thin-film transistor (TFT) logic circuit 
applications, propagation delay and power dissipation are two key 
constraints to be considered in optimal circuit design and 
synthesis. The unipolar zero-VGS-load logic design is widely used 
for implementation of TFT digital circuits, because of the simple 
structure, easy processing, and relatively high gain. In this work, 
the analytical models for delay and power were developed for 
zero-VGS-load inverters, which clarify the relationships between 
device and design parameters and the two key design constraints. 
The proposed models were verified by circuit simulations, and 
could serve as a guideline for optimal design of unipolar 
zero-VGS-load logic circuits.   
 
Index Terms—delay, power, thin-film transistor, zero-VGS load 
inverter 
I. INTRODUCTION 
ITH the advances of various semiconductor materials 
including organic small molecules, polymers and metal 
oxides, and related processing techniques, the potential 
applications of thin-film transistors (TFTs) in general signal 
processing for ubiquitous electronics are attracting more and 
more attention [1]-[7]. To prompt these advanced TFT 
applications, circuit-level design and optimization is becoming 
as crucial as performance improvement at the material and 
device levels. Propagation delay and power dissipation are two 
key constraints to be concerned in optimal circuit design and 
synthesis [8],[9]. To analyze and extract the delay and power of 
complex circuits, development of analytical models for the 
basic inverter circuit is the first step [10]-[13]. In silicon, 
numerous delay and power analytical models have been 
proposed for the complementary inverter circuit [14]-[16]. 
However, for most TFT technologies, it is difficult to find n- and 
p-type semiconductor materials with equivalent performance 
 
 
Manuscript received March 4, 2014. The work is supported by the NSFC of 
China (Grant No. 61274083, 61334008), The Program for Professor of Special 
Appointment (Eastern Scholar) at Shanghai Institutions of Higher Learning, 
Program for New Century Excellent Talents (NCET) in University, and 
Shanghai Pujiang Program (11PJ1404700), Doctoral Fund of Ministry of 
Education. 
Q. Cui, X. Guo are with the Electronic Engineering Department, Shanghai 
Jiao Tong University, Shanghai, 200240, P.R. China (e-mail: 
x.guo@sjtu.edu.cn ). 
R. A Sporea is with the Advanced Technology Institute, FEPS, University of 
Surrey, Guildford, Surrey, GU2 7XH, United Kingdom 
and compatible processes that would allow the fabrication of 
high performance complementary logic circuits. Therefore, 
various unipolar logic designs have been proposed [17]-[19]. At 
present, noise margin analytical models have been developed 
for optimal design of TFT circuits for the required robustness 
and yield [10],[11], however, a study of delay and power 
trade-offs and development of related models has not yet been 
undertaken. In this work, transient models for delay and power 
analysis were developed for the zero-VGS load inverter, which is 
suitable for depletion-type TFTs to achieve high gain and large 
noise margin [20],[21]. Based on the models, the influence of 
the device and design parameters on the propagation delay and 
average power can be analyzed systematically. Although 
focusing on the zero-VGS load type circuits, the presented 
approach in this work would also be a useful reference for 
developing analytical models for other types of unipolar TFT 
logic circuits. 
II. DERIVATION OF THE MODELS 
 
(a)                                              (b) 
Fig. 1. The schematic of the inverter circuits with capacitance distributions: (a) 
the complementary type inverter and (b) the zero-VGS load inverter.  
Fig. 1(a) shows the circuit schematic of a standard 
complementary type TFT inverter, which is composed of a 
p-type TFT and a n-type TFT, while as shown in Fig. 1 (b), the 
p-type TFT zero-VGS load inverter is composed of a p-type 
driving TFT (TD) and a p-type load TFT (TL). In the following 
analysis to derive the static and transient behavior models of the 
inverter, the conventional analytical field effect transistor (FET) 
current-voltage model was used with the drain-source current 
(IDS) in the linear regime being described as: 
 ( ) ( )2DS ox GS th DS DSI W L C V V V Vµ= − − −  (1) 
and in the saturation regime being given by: 
 ( ) ( ) ( )( )22 1DS ox GS th DS GS thI W L C V V V V Vµ λ= −   − − − +   (2) 
where W is the channel width, L is the channel length, Cox is the 
gate dielectric capacitance per unit area, Vth is the threshold 
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voltage and λ is the output resistance parameter. In the 
following, for easy derivation of the explicit analytic transient 
models, λ is taken to be zero by assuming a large enough output 
impedance, which is applicable to most of the reported organic 
and oxide TFTs with relatively long channels. 
Based on (1) and (2), the expressions of the transfer curve in 
different regions can be derived as following with the detailed 
procedure given in the appendix: 
when Vin ˂ Vin,a,  
 ( )2 2out in th DD th in thV V V V V V N V= − + + − − ×  (3) 
when Vin ˃Vin,b,  
 ( )22out th th DD th inV V V V V V N= − − + −  (4) 
Here, N = (WL/LL)/(WD/LD) is the relative sizing of TD to TL, 
assuming that all electrical parameters of the two TFTs are 
identical. WD and LD are the channel width and channel length of 
TD, and WL and LL are the channel width and channel length of 
TL. VDD, Vin and Vout are the power supply voltage, the input and 
output voltage, respectively. Vin,a is the input voltage when TD 
transiting from the linear regime to the saturation region; Vin,b is 
the input voltage when TL transiting from the saturation region 
to the linear regime. Vout,a and Vout,b are the output voltages when 
Vin = Vin,a and Vin = Vin,b, respectively. When Vin,a ≤ Vin ≤ Vin,b, 
Vout could be any value between Vout,a 
(
, ,out a in a th DD thV V V V N V= − = − × ) and Vout,b ( ,out b thV V= ), since 
Vin,a approximately equals to Vin,b [10].  
For the unipolar logics, during the whole operation period, 
Vout cannot be completely pulled up to VDD or down to the 
ground (GND). The maximum and minimum Vout values, Vmax 
and Vmin can be obtained by taking Vin to be 0 and VDD in (3) and 
(4), respectively, and are given as: 
 ( )2 2max DD th th thV V V N V V= + − × −  (5) 
 ( )min 1 1 1thV V N= × − −  (6) 
To analyze the dynamic behaviors of the inverter, it is 
important to determine the load capacitance of the circuit. As 
shown in Fig. 1(a), for the well-studied complementary type 
inverters, the load capacitance is normally considered to be 
composed of the wiring capacitance Cw and the fan-out gate 
capacitance Cfo. For more accurate analysis, the Miller effect 
also needs to be taken into account, resulting in the Miller 
capacitance as an additional part to the capacitive load. The 
Miller capacitance can be expressed as γCC, where CC is the 
coupling capacitance between the input and output nodes 
including the gate-to-drain capacitances of both p-type and 
n-type transistors, and γ is the Miller factor, with a typical value 
of 2 [8],[9]. In a p-type zero-VGS load inverter as shown in Fig. 
1(b), CC only consists of the gate-to-drain capacitance of one 
transistor (TD), and the gate-to-drain capacitance of TL(CGDL) 
becomes part of the load capacitance. Therefore, for the 
zero-VGS load inverters, the total load capacitance can be 
expressed as:  
 CL= Cw+Cfo+γCC+CGDL (7) 
During transient operation, CL is charged by the 
source-to-drain current of TD (IDSD), and discharged by the 
source-to-drain current of TL (IDSL), as shown in Fig. 1 (b). 
Therefore, the following differential equation can be obtained:  
 ( )L out DSD DSLC dV dt I I= −  (8) 
Based on (1) and (2), transient equations of the output 
voltage (Vout) can be derived from (8). In the case of low-to-high 
Vout transition, TD works in the linear regime and TL starts to go 
from the linear regime into the saturation regime when Vout = Vth. 
When Vout > Vth, (8) becomes: 
 ( )( ) ( )( )( ) ( )20.5 0.5L out D DD th out DD out DD L thC dV t dt K V V V V V V K V= − − − − − −  (9) 
where KD=(WD/LD)µCox, KL=(WL/LL)µCox,. Vout during low-to-high 
transition can thus be derived as:  
 ( ) ( )( )tan 0.5out th D LV t V M K M t C A= − − +  (10) 
where M=((KL/KD)(Vth)2-(VDD+Vth)2)0.5, and A=-2arctan(2Vth/M)/ 
(M·KD). 
In the case of high-to-low Vout transition, TD goes from the 
linear regime into the saturation regime when Vout = VDD-Vth (if 
Vmax is larger than VDD-Vth), while TL goes from the saturation 
regime into the linear regime when Vout = Vth. Therefore, when 
Vth<Vout<V0, (8) becomes: 
 ( )( ) ( ) ( )2 20.5 0.5L out L th L thC dV t dt K V K V= − +  (11) 
Vout during high-to-low transition can thus be derived as: 
 ( ) ( )( ) ( )20 2out L D th LV t V K K V C t= − − ×  (12) 
where V0 is the smaller value of Vmax and VDD-Vth. 
The propagation delay (tp) and power consumption are two 
key figures of merit for logic circuit design. tp can be described 
as tp = (tpLH + tpHL)/2, where tpLH is defined as the time it takes 
Vout to charge from Vmin to (Vmin+Vmax)/2, and tpHL is defined as 
the time it takes the Vout to discharge from Vmax to (Vmin+Vmax)/2. 
Based on (5), (6), (10) and (12), the expressions for tpLH and tpHL 
can be derived as:  
 
( )( )( ) ( )
( )( ) ( )
min max
min
2 arctan 0.5
2 arctan
pLH L th D
L th D
t C V V V M K M
C V V M K M
= − + +
− − +
 (13) 
( ) ( )( )( )2max minpHL L L D tht V V C K K V= − × −  (14) 
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Fig. 2. Illustration of the definitions of tpLH, tpHL, tH, tL, and the waveform of the 
source-to-drain current of TD (IDSD) during a whole switching period. The 
waveforms were obtained with WD=50 µm, WL=500 µm, Cfo=15 pF. 
The average power consumption (Pavg) during a switching 
event in a logic circuit is composed of the static part (Pstat) and 
the dynamic part (Pdyn). In the p-type unipolar circuit, Pstat is 
mainly contributed by the DC current from VDD to GND when 
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Vout is held high, since when Vout is low, TD is slightly switched 
off with much lower leakage current as illustrated in Fig. 2. The 
current can be expressed as 0.5KL(Vth)2, since TL is operated in 
the saturation regime with VGS of 0. Therefore, Pstat can thus be 
derived as: 
 ( )2th0.5stat L DD HP K V V t f=  (15) 
Pdyn is the power used to charge CL, and can be described as 
 ( )max mindyn L DDP C V V V f= −  (16)  
where f is the signal frequency of Vin, tH is the duration of Vin 
being held at the low level, and tL is the duration of Vin being 
held at high level. tH and tL are chosen to allow Vout to rise to the 
Vmax and fall to Vmin during the transient operation.  
III. MODEL VERIFICATION METHOD 
TABLE I List of the parameters and the values used for the study 
Symbol Quantity Values 
f signal frequency of Vin 50 Hz 
tH the duration of Vin being held at the low level 10 ms 
tL the duration of Vin being held at the high level 10 ms 
VDD power supply voltage 15 V 
Vth threshold voltage 1.5 V 
µ mobility of TD and TL 1 cm2/Vs 
N relative sizing of TD to TL 5 to 75 
LD,LL channel lengths of TD and TL 5 µm 
WD channel widths of TD 10 µm to 80 
µm 
WL channel widths of TL N×WD 
CGI gate dielectric capacitance per unit area 130 µF/m2 
Cw wiring capacitance 5 pF 
Cfo fan-out capacitance 0 pF to 15 pF 
γ Miller coefficient 2  
CC input-output coupling capacitance WD×3 nF/m 
CGDL gate-to-drain capacitance of TL WL×3 nF/m 
 
-30 -20 -10 0
10-11
10-10
10-9
10-8
10-7
10-6
10-5
 
I DS
(A
)
VGS(V)
 Experimental
 Model
-30 -20 -10 0
0
2x10-6
4x10-6
6x10-6
 
VGS=-30V
VGS=-22.5V
VGS=-15V
VDS(V)
 
 
VGS=-7.5V
 
                               (a)                                             (b) 
Fig. 3. (a) Transfer and (b) output characteristics of an actual organic TFT [23] 
fitted with the Level-61 RPI TFT model. 
To verify the derived models, circuit simulations were 
performed using the HSPICE circuit simulator [22]. Since the 
models were derived based on the conventional analytical FET 
current-voltage model with a constant mobility, Level-40 HP 
TFT model was first used to comprehensively verify the derived 
propagation delay, power dissipation and power-delay-product 
models. The values of the parameters used for the study are 
listed in Table I. Then the models were applied to an organic 
TFT technology, with values of the simulation parameters 
obtained by fitting the experiment data [23] to Level-61 RPI 
TFT model to test their applicability for devices of gate voltage 
dependent mobility [22]. As shown in Fig. 3, the extracted key 
model parameters in the Level-61 RPI TFT model for fitting 
include minimum density of deep states (GMIN=1.5E+23), 
knee shape parameter (M=5), and power law mobility 
parameter (GAMMA=0.8). 
IV. RESULTS AND DISCUSSIONS 
In Fig. 4, the transient output voltage waveforms of the 
inverter at different values of Cfo were calculated through 
equation (10) and (12), and compared to the circuit simulation 
results. The high-to-low transition is much more significantly 
influenced by Cfo than the low-to-high transition, because the 
charging current through TD is much greater than the 
discharging current through TL. As expected, the calculated 
results fit well with the simulation results using Level-40 HP 
TFT model (Fig. 4(a)). More interestingly, although (10) and 
(12) were derived based on a constant mobility, the calculated 
results can also have good fitting with the simulation results for 
the OTFT technology with a gate voltage dependent mobility as 
shown in Fig. 4(b). The results indicate that the derived simple 
models could be applicable to a wide range of TFT technologies 
with a constant or gate voltage dependent mobility.  
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(a)                                                       (b) 
Fig. 4. Verification of the transient response model for the zero-VGS load 
inverter by HSPICE circuit simulations (WD=50 µm, WL=500 µm) with (a) 
Level-40 HP TFT model and (b) Level-61 RPI TFT model.  
In the following, with Cfo being fixed as 5 pF, the calculated 
propagation delay, power consumption and power-delay 
product as functions of the design parameters (N and WD) were 
discussed in details, and compared to the circuit simulation 
results based on the constant mobility model first. Then the 
applicability to the OTFT technology with gate voltage 
dependent mobility is discussed. Finally, the influences of Vth on 
the propagation delay and power dissipation were analyzed by 
the models, since Vth is a key parameter to be considered in the 
circuit design. 
A. Propagation Delay (tp) 
tpLH and tpHL are the two key parameters to decide tp. The 
values of tpLH and tpHL for the zero-VGS load inverters at different 
sizing of TFTs (WD and N) and a fixed Cfo of 5 pF were 
calculated through (13) and (14), which fit well with the circuit 
simulation results, as shown in Fig. 5 (a) and (b). It can be seen 
that, as N increases, tpLH rises while tpHL decreases. Because tpHL 
is much more sensitive to N than tpLH, it is expected to be able to 
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reduce tp by enlarging N. Fig. 6 (a) shows tp as a function of N at 
different WD. At a given WD, the increase of N will lead to a 
logarithmic decrease of tp. Similarly, Fig. 6 (b) shows tp as a 
function of WD at different N. At a given N, the increase of WD 
also leads to a logarithmic decrease of tp. 
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Fig. 5. (a) tpLH and(b) tpHL obtained by calculations with the derived models and 
circuit simulations with Level-40 HP TFT model under different WD, N with 
Cfo=5pF. 
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Fig. 6. The tp obtained by calculations with the derived models and circuit 
simulations with Level-40 HP TFT model, (a) as a function of N at different WD 
and (b) as a function of WD at different N. 
B. Power Consumption 
The average power consumption during a switching event 
(Pavg) composed of Pstat and Pdyn is another important figure of 
merit to be considered in logic circuit design. As shown in (15) 
and Fig. 7 (a), Pstat is dependent on WD and N. While increasing 
WD or N can reduce tp as shown in Fig.6, it will also induce a 
dramatic increase of Pstat.  
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Fig. 7. (a) Pstat and (b) Pdyn obtained by calculations with the derived models 
and circuit simulations with Level-40 HP TFT model, as a function of N at 
different WD.  
As other part of Pavg, Pdyn is influenced by both the load 
capacitance CL, and the voltage swing Vmax-Vmin as described in 
equation (16). Generally, increasing of WD and N will increase 
CL, and thus Pdyn. However, as N increases from 5 to 75, since 
Vmax-Vmin decreases and the influence of Vmax-Vmin gradually 
becomes greater than that of CL, Pdyn initially increases and then 
decreases as shown in Fig. 7(b).  
Moreover, by comparing Fig. 7(a) and Fig. 7(b), it can be 
seen that Pstat is much larger than Pdyn, and is the dominant part 
of Pavg. Therefore, Pavg presents the similar dependence on N 
and WD with that of Pstat, as shown in Fig. 8.  
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Fig. 8. Pavg obtained by calculations with the derived models and circuit 
simulations with Level-40 HP TFT model, (a) as a function of N at different WD 
and (b) as a function of WD at different N. 
C. Power-Delay Product (PDP) 
In most cases of logic circuit design, several design 
constraints should be considered together, including delay, 
power consumption, noise margin, and layout area. From Fig. 6 
and Fig. 8, it can be seen that the increase of N and WD (layout 
area) can not only reduce the delay, but also increase the power 
consumption. To evaluate the power-delay tradeoffs in logic 
circuit design, the power-delay product (PDP) is introduced, 
standing for the average energy consumed per switching event, 
and is expressed as 
 avg pPDP P t= ×  (17)  
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Fig. 9. The dependence of PDP and noise margin on N. The PDP and noise 
margin were obtained by calculations with the derived models and circuit 
simulations with (a) Level-40 HP TFT model and (b) the Level-61 RPI TFT 
model. 
Fig. 9(a) shows the calculated and simulated PDP as a 
function of N at different WD. The optimal N for a minimal PDP 
decreases with the increase of WD. The dependence of noise 
margin on N obtained by the model developed in [10] is also 
added in Fig. 9(a) to show the design tradeoffs. The detailed 
derivation steps for the noise margin model are shown in the 
appendix. 
To achieve the maximum noise margin, a relatively large N of 
around 30 is required for a Vth that approximately equals to 
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0.1VDD. For smaller WD, the N value for the minimum PDP is 
closer to that for the maximum noise margin.  
Therefore, based on the developed models, tradeoffs among 
design constraints of delay, power consumption, noise margin, 
and layout area can be easily obtained for optimal design of the 
logic circuits. 
D. Application to an Actual Organic TFT Technology 
The derived power and delay models in this work are based 
on a constant mobility for simplicity, while in some TFT 
technologies, such as organic TFTs, the mobility is generally 
dependent on the gate voltage [24]. To prove the universality of 
the models, the calculated PDP and noise margin were 
compared to the circuit simulation results for the actual organic 
TFT technology as given in Fig. 9(b) with gate voltage 
dependent mobility. As shown in Fig. 9(b), the calculated 
results can fit well with the circuit simulation results when N is 
less than 30. In actual circuit design, N needs to be small to 
reduce sizing disparity between the drive and the load TFT, and 
both the minimum of the PDP and the maximum of noise 
margin also occur in the region of N < 30. Therefore, the derived 
models are also very meaningful to the actual circuit analysis 
and design for TFTs with gate voltage dependent mobility.  
E. Influence of Threshold Voltage  
In the above discusses, Vth is fixed to be 0.1 VDD. Considering 
Vth is an important parameter for circuit performance, the 
influence of Vth on the PDP and noise margin is investigated in 
this section. The N is selected to be 12 for the minimum of PDP, 
as shown in Fig. 9.  
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Fig. 10. The calculated PDP and noise margin as functions of Vth are compared with 
the circuit simulation results based on: (a) the Level-40 HP TFT model and (b) the 
Level-61 RPI TFT model. 
 
The obtained results shown in Fig. 10 reveal that PDP and 
noise margin greatly depend on Vth. The derived models can 
well predict PDP results obtained from simulations with both 
Level 40 HP TFT model and Level 61 RPI TFT model, as 
shown in Fig. 10(a) and (b). The PDP decreases dramatically as 
Vth increases from 0.3V to 1.0 V, while remaining relatively 
insensitive to Vth when Vth > 1 V. The noise margins obtained by 
simulations using Level 40 HP and Level 61 RPI TFT models 
both well agree with the derived models when Vth > 1.5V. 
Although when Vth < 1.5V, significant differences appear 
between the results obtained by the derived models and circuit 
simulation with Level 61 RPI TFT model, Vth for the maximum 
noise margin can still be well predicted by the derived models, 
as shown in Fig. 10(b). Therefore, based on the results in Fig. 10, 
the developed models are useful for predicting the Vth for 
achieving optimized PDP and noise margin, and providing 
guidelines to device-level design. 
V. CONCLUSIONS 
In this work, analytical models for delay and power analysis 
in zero-VGS-load inverters were developed. The models clarify 
the relationships between the device and design parameters and 
the two key design constraints for logic circuits, and were well 
verified by circuit simulations. It was shown that, based on the 
developed models and the noise margin model developed in 
previous work, tradeoffs among various design constraints of 
delay, power consumption, noise margin, and layout area can be 
easily obtained for optimal design of the circuits. The models 
can facilitate both the first-order analysis for circuit designer, 
and also device performance optimization for device 
researchers. 
APPENDIX 
A. Derivation of Equation (3) and (4) 
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Fig. 11. Illustration of the derivation of the noise margin (NM) model based on 
the maximum equal criterion (MEC) for the zero-VGS-load inverter.  
 
 Fig. 11 shows a typical voltage transfer curve (VTC) for 
zero-VGS load inverters as illustrated in Fig.1 (b). Equation (1) 
and (2) with λ =0 are used to derive the VTC, assuming a large 
enough output impedance. For the convenience of analysis, two 
critical input voltage (Vin) values Vin,a and Vin,b are defined, to 
divide the VTC into three regions: 
1) When Vin,a ≤ Vin ≤ Vin,b, both TFTs are operated in the 
saturation regime. With λ =0, Vin,a and Vin,b can be thought be 
equal to each other. Because of the same current through both 
TFTs, the following equation can be obtained: 
 ( )( ) ( )2 2
2 2
D L
D ox in DD th L ox th
D L
W WC V V V C V
L L
µ µ− − − = −  (18)  
Then Vin,a and Vin,b can be derived as 
 
, ,in a in b DD th thV V V V N V= = + − ×  (19)  
Then Vout,a and Vout,b can be obtained as 
 
, ,out a in a th DD thV V V V N V= − = − ×  (20) 
 
,out b thV V=  (21) 
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In this region, Vout could be any value between Vout,a and Vout,b. 
2) When 0 ≤ Vin < Vin,a, TD is in the linear regime and TL is in 
the saturation regime. The following equation can be obtained:
 
 ( ) ( )( )( ) ( )20.5 0.5in DD th out DD out DD thV V V V V V V N V− − − − − =  (22) 
Then, Vout is derived as:  
 ( )2 2out in th DD th in thV V V V V V NV= − + + − −  (23) 
3) When Vin,b < Vin ≤ VDD, TD is in the saturation regime and TL 
is in the linear regime. The following equation can be obtained:
 
 ( )( ) ( )( )( )20.5 0.5in DD th th out outV V V N V V V− − = − − − −  (24) 
Then, Vout is derived as: 
 ( )22out th th DD th inV V V V V V N= − − + −  (25) 
B. Derivation of the Noise Margin Model 
Noise margin (NM) is obtained from the maximum square 
between original and mirrored VTCs. On the mirrored VTC of 
the inverter, the point (Vout,b, Vin,b) is selected as the left-bottom 
vertex of the maximum square, as shown in Fig. 11. From this 
vertex, a straight line is drawn parallel to the line of y=x, and the 
intersection point between this line and the original inverter 
curve forms the right-top vertex of the square. Then, the NM can 
be evaluated from the side length of the square. The detailed 
steps of the derivation are described as follows.  
1)  Define f(x) as the original VTC of the inverter, and g(x)=f-1(x) 
as the mirrored VTC. 
2)  The left-bottom vertex of the maximum square is on g(x) and 
defined as (Gx, Gy). Similarly, the right-top vertex of the 
maximum square is on f(x) and defined as (Fx, Fy). 
3) Since (Gx, Gy) and (Fx, Fy) are located on the straight line 
parallel to the line of y=x, there is Gy-Gx=Fy-Fx. 
4)  (Fx, Fy) is located in the region of 0 ≤ Vin ≤ Vin,a, and from 
Gy-Gx=Fy-Fx, the following equation can be obtained: 
  ( )2 2
DD th th th
th DD th th
V V N V V
Fx V V V Fx N V Fx
+ − × −
= − + + − − × −
 (26) 
5) Fx can thus be derived as 
  ( )( )2 21DD th DD th thFx V V V N V N V= + − − − × + ×  (27) 
6)  Then, NM can be obtained from Fx-Gx to be: 
  ( )( )2 21DD DD th thNM V V N V N V= − − − × + ×  (28) 
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